22FDX TM is the industry's first FDSOI technology double-patterning steps required at the 16/14nm FinFET architected to meet the requirements of emerging mobile, technology nodes. Approximately 75% of the process steps Internet-of-Things (IoT), and RF applications. This platform are common with the 28nm platform enabling high yield achieves the power and performance efficiency of a 16/14nm capability. The gate-first High-K Metal Gate (HKMG) FinFET technology in a cost effective, planar device integration is used to ensure a low cost process flow [3]. A architecture that can be implemented with ~30% fewer typical cross-section of nFET and pFET devices is shown in masks. Performance comes from a second generation FDSOI Fig.1 . All active devices are built on SOI whereas passive transistor, which produces nFET (pFET) drive currents of devices and select active devices, such as LDMOS, are 910μA/μm (856μA/μm) at 0.8V and 100nA/μm Ioff. For conventionally formed in the bulk substrate ( Fig.2) . In ultra-low power applications, it offers low-voltage operation addition to the introduction of FDSOI substrates, new process down to 0.4V Vmin for 8T logic libraries, as well as 0.62V and modules are introduced to support back-bias capability, 0.52V V min for high-density and high-current bitcells, ultra-passive device fabrication, enhanced device performance and low leakage devices approaching 1pA/µm Ioff, and body-technology scale factor (Fig.3) . The introduction of a SiGe biasing to actively trade-off power and performance. channel for pFET devices by the condensation technique [4] Superior RF/Analog characteristics to FinFET are achieved and SOI thickness <7nm enable high DC drive currents. A including high f T /f MAX of 375GHz/290GHz and post STI hybrid etch process is used to form back gate 260GHz/250GHz for nFET and pFET, respectively. The contacts and enable the implementation of devices and taphigh f MAX extends the capabilities to 5G and milli-meter wave cells in the bulk substrate (Fig.4) . Dual in-situ doped epi (>24GHz) RF applications. processes (Si:P and SiGe:B) are formed in combination with a low-k spacer to ensure highly doped source/drain regions I. INTRODUCTION while maintaining low gate-to-drain capacitance (critical for Rising manufacturing costs and emerging applications RF applications). Technology CPP is scaled without adding requiring unparalleled energy efficiency are driving the need extra masking steps relative to the 28nm Front-End-of-Line. for new semiconductor device solutions. For the first time, Dual patterning techniques are used to scale M1/M2 pitch, an increase in the cost per die is observed with the leading to a logic/SRAM die scaling of 0.72x/0.83x relative to introduction of 16/14nm FinFET technologies due to the 28nm Poly/SiON technology node. increased process complexity and mask count. Cost sensitive B. Device Performance IoT and mobile applications are driving new requirements such as increased integration, advanced power management, Device construction utilizes either flip well (SLVT/LVT and high performance RF and analog. devices) or conventional well (RVT/HVT devices) to enable a The Fully Depleted Silicon-On-Insulator (FDSOI) multiple V T device suite. In the so called flip well transistor architecture has inherent electrostatic control construction, nFET devices are located on n-type back gates benefits and very low mismatch capability [1,2], making it a and pFET devices are located on p-type back gates. This powerful option to fulfil those requirements while keeping configuration is well suited for forward back biasing (FBB), process cost and complexity low. This paper presents the i.e. increasing performance. In contrast, the conventional well process architecture, baseline device and yield performance, construction enables the reduction of Ioff leakage by using the benefits of back-bias in power management, as well as key reverse back biasing to raise the V T . Three gate lengths (20, platform features of a new FDSOI technology based on 22nm 24, 28nm) are available for each of the four offered V T design rules.
impact is also reported. Extremely low A ∆VT mismatch values B. Ultra Low Power of 1.2/1.4 mV·µm for nFET/pFET are demonstrated ( Fig.8) .
Due to the superior electrostatic properties, circuit The results on coupling factor, device performance, and V T functionality on logic test vehicles is demonstrated down to a mismatch are in line with previously reported data for high minimum operating voltage of 0.38V for nominal back gate performance FDSOI transistors [1, 5] . Standard cell based ring voltages (Fig.13 ). The plot shows V min read outs for two oscillators have been investigated using logic test vehicles different libraries (8-track and 12-track height) resulting in ( Fig.9a and Fig.9b ). Frequency vs. static and dynamic leakage similar V min values ~150-300mV lower than 28nm reference were measured for V dd =0.7, 0.8, and 0.9V. At V dd =0.8V, libraries. A further reduction is possible by utilizing the matched ring oscillator frequency to V dd =0.9V can be inherent technology capability of back gate biasing, thus obtained by forward biasing the back gate ( Fig.9a ). This is ensuring a certain gate overdrive at low V dd operation due to achieved with only a slight increase in static leakage, while the corresponding V T reduction. dynamic leakage is reduced by 10%. By utilizing the inherent capability of back-bias, optimization in standard cells can be C. RF Integration realized resulting in circuit level performance on a par with The use of a planar technology and gate first HKMG FinFETs. Recent ARM simulations comparing FDSOI to integration enables flexible layouts with lower resistances and FinFET have shown the benefit of back-bias, where product capacitances compared to FinFET technology. The capability performance matches FinFET and in some use cases there is a of the technology for RF applications is highlighted in Fig.14. power-performance advantage with 22nm FDSOI [6] . f T values of 375GHz and 260GHz are reported on thin oxide Frequencies and static power consumption were also nFET and pFET devices. f MAX values of 290GHz and 250GHz have also been achieved. This is the first time that measured for V dd =0.6 and 0.8V ( Fig.9b ). At V dd =0.6V a RF performance is reported for both nFET and pFET devices similar ring oscillator frequency to V dd =0.8V can be obtained in FDSOI. These f MAX values make the technology capable of by biasing the back gate up to ~ 1.2V.
spanning the full suite of RF applications including 5G and C. SRAM mmWave (>24GHz), an application space that FinFET technology is extremely challenged to meet due to inherent A full suite of embedded SRAM bitcells is offered, parasitics. Low-frequency noise (LFN) is measured on similar inclusive of both 6-transitor single port and 8-transistor two devices (Fig.15 ). The measured flat-band voltage power port bitcells. The suite spans from high-density (HD) to ultraspectrum density (SVg) at 100 Hz is 550·10 -15 V 2 ·μm 2 /Hz for low V min across a wide range of leakage, performance and nFET and pFET (0V back bias is applied). With a 2V forward operating voltages. FDSOI technology provides excellent back bias, there is no penalty (and slight benefit in the 1/f control on sources of V T mismatch, such as random dopant noise performance). The values are on a par with the ITRS2.0 fluctuations, due to elimination of channel doping. As a result, target (550·10 -15 V 2 ·μm 2 /Hz). SRAMs are able to achieve a competitive A ∆VT of 1.46mV·µm for nFET and 1.49mV·um for pFET devices. The low A ∆VT IV. CONCLUSION values enable a 95% limited yield (LY) V min of 0.62V (0.52V) An industry first 22FDX TM platform demonstrating at 25°C without the use of any design assist on a HD (High benchmark yield and performance designed for RF, low Current) bitcell ( Fig.10 shows V min of HD bitcell). power, and low leakage applications is presented. The use of forward back-bias achieves matched frequency at lower V dd D. Test Product Yield and in turn lower active power. The benefits of back-bias can Besides achieving benchmark device performance and be further realized at the product level where simulations have V min SRAM yield, the technology has been implemented on shown comparable power-performance of 22nm FDSOI to test products showing high yield capability. A yield FinFETs. Low off state leakage, 0.4V logic operation, high comparison between 22nm FDSOI and a high volume 28nm f /f performance, and low cost manufacturing make the production process is shown in Fig.11 . As can be seen, 22nm reduction of more than 10x is demonstrated (inset in Fig.12b ). [ are achieved (Fig.12) . Further Ioff reduction can be obtained [4] Fig.12b : GIDL reduction by replacing SiGe channel material with Si. Fig.9 . a) Dynamic current versus frequency for Vdd=0.7V, 0.8V and 0.9V. Empty symbols reports Vdd=0.8V with FBB. The corresponding static current is reported in the inset. b) Ring oscillator data for 0.6V and 0.8V. For each Vdd back gate voltages |Vbg| were varied from 0 up to 2V. Fig.15 . 1/f noise measurement on 22nm FDSOI thin oxide nFET and pFET devices with forward back bias. 
